



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/888,989	06/25/2001	Hubert Jerominek	9680.173USU1	9540

23552 7590 02/04/2003

MERCHANT & GOULD PC  
P.O. BOX 2903  
MINNEAPOLIS, MN 55402-0903

EXAMINER
----------

RUGGLES, JOHN S

ART UNIT	PAPER NUMBER
----------	--------------

1756

DATE MAILED: 02/04/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 09/888,989	<b>Applicant(s)</b> Hubert Jerominek	
	<b>Examiner</b> John Ruggles	<b>Art Unit</b> 1756	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 01 October 2001.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-36 is/are pending in the application.
- 4a) Of the above claim(s) 19-36 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-18 is/are rejected.
- 7) ☒ Claim(s) 15 is/are objected to.
- 8) ☒ Claim(s) 1-36 are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 01 October 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All   b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☒ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).  
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                                  | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____  |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                         | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) <u>5</u> . | 6) <input type="checkbox"/> Other: _____                                    |

## **DETAILED ACTION**

### ***Election/Restrictions***

Restriction to one of the following inventions is required under 35 U.S.C. 121:

- I. Claims 1-18, drawn to a method of fabrication, classified in class 430, subclass 314.
- II. Claims 19-36 (as amended), drawn to a product suspended microstructure, classified in class 428, subclass 174.

Inventions of Groups I and II are related as process of making and product made. The inventions are distinct if either or both of the following can be shown: (1) that the process as claimed can be used to make another and materially different product or (2) that the product as claimed can be made by another and materially different process (MPEP § 806.05(f)). In the instant case, the process can be used to make another and materially different product, such as an optical waveguide.

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.

During a telephone conversation with Gregory Sebald on 10/22/02 a provisional election was made with traverse to prosecute the invention of Group I, claims 1-18. Affirmation of this election must be made by applicant in replying to this Office action. Claims 19-36 are withdrawn from further consideration by the examiner, 37 CFR 1:142(b), as being drawn to a non-elected invention.

***Claim Objections***

Claim 15 is objected to because of the following informalities: "methode" is misspelled. Appropriate correction is required.

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-3, 5-6, 8-10, and 12-13 are rejected under 35 U.S.C. 102(b) as being anticipated by Jerominek, et al. (US Patent 5,831,266).

Jerominek teaches a method of fabricating a multi-layer microbridge suspended microstructure at column 1, lines 54-55, 60 and at column 6, lines 42-43. The method includes providing a substrate layer (1<sup>st</sup> layer) with electrical contacts and covering with a temporary layer (2<sup>nd</sup> layer) of polyimide, glass, SiO<sub>2</sub>, or Si (instant claims 12-13, for polymer (polyimide) or glass) as shown at column 7, lines 51-60. This is followed by patterning and etching perpendicular or sloped cavities in the temporary layer by a combination of a standard photolithographic process (encompasses deposition of photoresist (3<sup>rd</sup> layer) and gray (grey) scale mask exposure of photoresist to transfer a sloped pattern into the photoresist) and a reactive ion etching (RIE) process (reads on subsequent etching through the sloped photoresist pattern to obtain a surface with at least one continuous slope with a predetermined angle with respect to the 1<sup>st</sup> substrate layer) as taught in column 7, line 61 to column 8, line 5 and shown in Figure 2B

Art Unit: 1756

(instant claim 1, steps (a)-(c), instant claim 10, for RIE of temporary layer, step (c)). Figure 2B reads on a plateau with two opposite continuous slopes, each having predetermined and substantially equal angles (reads on instant claims 2 and 3). Then, further coating (plasma enhanced chemical vapor deposition, PECVD (instant claim 5), and physical vapor deposition, PVD) and patterning by standard photolithography and dry etching (encompasses ion beam etching, as admitted by instant disclosure page 11, lines 3-4 and RIE is a specie of ion beam etching) or wet etching (instant claim 10, for dry (RIE) or wet etching of step (e)) of dielectric, metal, and electrically conductive layers (any one of which are comparative to the instant 4<sup>th</sup> layer, instant claim 1, steps (d)-(e)) is described at column 8, lines 6-44. The dielectric layer is shown to be material selected from the group consisting of  $\text{Si}_3\text{N}_4$  and  $\text{SiO}_2$  (instant claim 8, for  $\text{Si}_3\text{N}_4$  and  $\text{SiO}_2$ ) at column 7, lines 1-3. In column 8, lines 44-46, the electrically conductive layer is shown to form the legs of the micro support (microstructure). It is also suggested that the order of coating steps could be reversed to form the electrically conductive layer before the dielectric and metal layers at column 8, lines 46-48. Sputtering (instant claim 9, for sputtering) to deposit a radiation active layer of  $\text{VO}_2$ ,  $\text{V}_2\text{O}_3$ , or Si (instant claim 8, for Si) followed by standard photolithographic patterning and etching (RIE) are shown at column 8, lines 49-65. Then, a second electrically conductive layer is deposited by PVD, followed by more dry or wet patterning, disclosed from column 8, line 66 to column 9, line 9. It is further suggested that the order of coating steps could be reversed to form the second electrically conductive layer before the radiation active layer at column 9, lines 9-11. Column 7, lines 34-35 teach that both electrically conductive layers are made of material selected from the group consisting of Au, Ti, W, Al, V (instant claim 8, for Ti, Al, V, and Au). Finally, the remaining temporary layer is

Art Unit: 1756

removed by isotropic wet (instant claim 6) or dry etching to reveal the suspended microstructure at column 9, lines 27-36 (instant claim 1, step (f)).

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-3, 5-6, 8-10, and 12-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jerominek as applied to claims 1-3, 5-6, 8-10, and 12-13 above in view of Kotecha, et al. (US Patent 5,143,820), further in view of Laub, et al. (US Patent 5,744,284), further in view of Tuma, et al. (US Patent 5,841,143), and further in view of Dhuler, et al. (US Patent 5,955,817).

While using standard photolithography to create a sloped pattern, Jerominek does not specify using grey scale mask exposure of a photoresist layer to form the sloped pattern (instant claim 1, step (b)). Jerominek does not point out that the suspended microstructure obtained includes a plateau having opposite continuous slopes, each having substantially equal predetermined angles (instant claims 2-3). Jerominek also does not specifically point out resistive evaporation or electroplating techniques to deposit the 4<sup>th</sup> layer (instant claim 9, step (d)).

Kotecha teaches fabrication of a multilayer small scale (microstructure) electrical device having a sloped layer profile by gray level (grey scale) mask patterned exposure of a photoresist

Art Unit: 1756

layer, etching (RIE) through the patterned photoresist, coating (chemical vapor deposition (CVD), sputtering), planarizing by etching, and removal of patterned and etched photoresist disclosed at column 5, line 9 to column 7, line 5 (instant claim 1, for grey scale mask photolithography). Kotecha also points out the object of reducing the number of lithography steps at column 2, lines 35-37 and accomplishes this by use of a grey scale mask for exposure to make the sloped layer profile.

Laub teaches a process of making microbridge (microbeam) structures (microstructures) by forming sloping photoresist patterns (temporary layers) on a substrate, coating over the sloped temporary layers with metal layers, etching the sloped metal layers into desired configurations, and removal of the temporary layers to form openings between the microbridge and the substrate. Figures 4a-j show progressive stages of this process described at column 5, line 15 to column 6, line 65. Laub specifically points out the advantage of this photolithography technique to create strong and flexible microbridges (microbeams or microstructures) with precise control over their size, shape, and position (encompasses making a plateau having opposite sloped portions positioned at substantially equal predetermined angles) at column 6, lines 52-65.

Tuma teaches fabrication of a sinusoidal, corrugated profile (sloped) multilayer article by selective photoresist exposure, developing, and transfer into underlying dielectric or sensing layer by ion beam milling or dry chemical etching (RIE). The resulting sloped profile is then coated by dielectric (including silicon nitride,  $\text{Si}_3\text{N}_4$ ) and metal layers, each deposited by resistive evaporation, electron beam evaporation, ion beam, or RF sputtering shown at column 6, lines 25-64 (instant claim 9, step (d), for resistive evaporation). Tuma states that this method

Art Unit: 1756

provides thin films suitable (having good coating adhesion) for use in manufacturing small devices (sensors, microstructures).

Dhuler teaches fabrication of an arched beam (suspended microstructure) for a microelectromechanical system (MEMS) actuator by photoresist patterning and subsequent etching of an underlying sacrificial (temporary) plating base, followed by electroplating metal (e.g., Ni, Cu, Au, etc.) on the temporary plating base and removal of remaining photoresist along with temporary portions of the plating base layer to release the arched beam (suspended microstructure) described at column 10, lines 23-54 (instant claim 9, step (d), for electroplating). Dhuler also points out that electroplating is advantageously used for coating the arched beam (MEMS structure) in a confined space (as found in a multilayer microstructure) at column 6, lines 3-8.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the process steps of Jerominek with the grey scale mask photolithography shown by Kotecha to obtain a sloped profile microstructure because use of a grey scale mask reduces the number of exposure steps needed to make the sloped profile. It would also have been obvious to combine the process steps of Jerominek and Kotecha with the profile and benefits shown by Laub because they all relate to the art of manufacturing microstructures.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to carry out the subsequent 4<sup>th</sup> layer coating by resistive evaporation as taught by Tuma, because this method provides good coating adhesion of thin films suitable for use in manufacturing small devices (sensors, microstructures) (instant claim 9, step (d)).



Art Unit: 1756

It would also have been obvious to one of ordinary skill in the art at the time the invention was made to carry out the subsequent 4<sup>th</sup> layer coating by electroplating as shown by Dhuler, because this method also provides good coating adhesion in confined spaces encountered in small device (MEMS arched beam, suspended microstructure) manufacturing (instant claim 9, step (d)).

Claims 4, 7, 11, and 14-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jerominek in view of Kotecha, Laub, Tuma, and Dhuler as described above and further in view of Burns, et al. (US Patent 5,559,358).

Jerominek, Kotecha, Laub, Tuma, and Dhuler are discussed above, but do not specify deposition of a 5<sup>th</sup> planarization layer before depositing a 6<sup>th</sup> layer (instant claim 4, steps (i)-(ii)).

Burns teaches an opto-electromechanical device (microstructure) and a process for making the microstructure by photolithographic patterning, including multiple coating and etching. Several embodiments are disclosed, but particular attention is directed to Figures 3a, 4a, 5a, and 9a-g. Figure 3a shows a microbeam (microbridge) surrounded by cavities formed under a shell (microplatform) having sloped support legs. During operation of this device, the microbeam flexes at a resonance that is sensed by a detector as shown in Figure 4a. Figure 5a shows a similar embodiment in which the resonant member is a microstructure (microplatform) suspended at one end such that the other end can vibrate freely. These devices are made with controlled cavity dimensions and shapes (slope angles). The process to produce such structures is found at column 17, line 35 to column 19, line 62 as related to Figures 9a-g. In order to produce the cavities, sacrificial (temporary) layers were applied with at least the lower temporary

Art Unit: 1756

layer having a nearly planar (planarized) surface as specified at column 17, line 52 and at column 18, lines 7-10.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the microstructure manufacturing process rendered obvious over Jerominek, Kotecha, Laub, Tuma, and Dhuler as explained above by using an additional temporary (5<sup>th</sup> planarization) layer to allow additional placement of a subsequent (6<sup>th</sup>) layer at the desired elevation above the substrate as described by Burns (instant claim 4), since Burns shows advantageous manufacture (by similar photolithography, coating, and etching steps) of stacked microstructures having desirable electromechanical properties. It would also have been obvious to remove this 5<sup>th</sup> planarization layer along with the remaining temporary layer by the same method of plasma isotropic etching or wet etching (instant claim 7) taught by Jerominek as discussed above, since both layers are sacrificial and temporary. It would have been obvious to deposit the subsequent (6<sup>th</sup>) layer shown by Burns using plasma enhanced chemical vapor deposition (PECVD) as shown by Jerominek (instant claim 11, step (ii)), because both teachings relate to multilayer microstructure manufacture. In fact, Jerominek even suggests, at column 8, lines 46-48, that the order of coating steps be reversed so that coating by PECVD could be used to deposit a subsequent (6<sup>th</sup>) layer.

Further, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use the same or similar material (polyimide, glass, SiO<sub>2</sub>, or Si as taught by Jerominek at column 7, lines 51-60) for the 5<sup>th</sup> planarization layer as was used for the 2<sup>nd</sup> temporary layer (instant claims 14-15, for polymer (polyimide) or glass), since both are sacrificial and temporary, allowing single-step removal by a common solvent or etchant. In

Art Unit: 1756

microstructure manufacture, Jerominek has shown the benefit and purpose for various coating materials (selected from the group including  $\text{Si}_3\text{N}_4$ ,  $\text{SiO}_2$ , Ti, Al, V, Au, and Si) at column 7, lines 1-3, 34-35 and column 8, line 65 (instant claim 16). As discussed above, Jerominek also suggests that various of these materials can be deposited in a different order (see column 8, lines 46-48 and column 9, lines 9-11), depending on the purpose and function of the microstructure. Therefore, it would have been obvious to select a 6<sup>th</sup> layer material from this group.

The use of resistive evaporation or electroplating in microstructure fabrication for deposition of the subsequent (6<sup>th</sup>) layer would be expected to offer the same beneficial results (good coating adhesion in microstructure thin films) as obtained for using them in deposition of the previous (4<sup>th</sup>) layer, as discussed above. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify fabrication of a microstructure as taught by Burns to incorporate coating by resistive evaporation as taught by Tuma or electroplating as taught by Dhuler (instant claim 17, step (ii)), in order to obtain good coating adhesion.

Finally, it would also have been obvious to one having ordinary skill in the art at the time the invention was made to modify fabrication of a microstructure as taught by Burns to etch the 6<sup>th</sup> layer into a microplatform (instant claim 18, step (iii)) by dry etching (encompasses ion beam etching and RIE) or wet etching as described by Jerominek at column 8, lines 6-44 (instant claim 18, step (iii)), because both teachings relate to multilayer microstructure manufacture and are well known in the art (as discussed above).


Art Unit: 1756

*Conclusion*

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John Ruggles whose telephone number is 703-305-7035. The examiner can normally be reached on Monday-Thursday and alternate Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Huff can be reached on 703-308-2464. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9310 for regular communications and 703-872-9311 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0661.

  
John Ruggles  
Examiner  
Art Unit 1756

  
MARK F. HUFF  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 1700